


Fig.1 Anti Jitter Circuit Principle:-

- (a) Basic Block Diagram
- (b) Input with jitter on central pulse
- (c) Integrator output (op2) and Comparator switching level (op3)

John




T1:- n-MOS enhancement Threshold 0v Beta 300uA/VV

op2 and op3 to differential comparator

Mean Fin = 417kHz and 1/3 rate phase jumps of 150 degrees = Time Jitter of 1 usec in 2.4usec at 1/3 rate

Fig.2(a)








Fig.2(c)



*Fig.2(d)* 



op2 and op3 to differential comparator

Fig.3(a)






Fig.3(b)






op2 and op3 to differential comparator

Fig.4(a)




*Fig.4(b)* 



op2 and op3 to differential comparator

Fig.5(a)



SUBSTITUTE SHEET (RULE 26)





Fig.6

AAJC with Comparator and input-tracking Output Monostable



COMBILLE CHOICI



8/12

op2 and op3 to differential comparator

Mean Fin = 417kHz and 1/3 rate phase jumps of 150 degrees = Time Jitter of 1 usec in 2.4 usec at 1/3 rate

Fig.7(a)






Fig.7(b)

PCT/GB99/03776





*Fig.7(c)* 



op2 and op3 to differential comparator

Mean Fin = 417kHz and 1/3 rate phase jumps of 150 degrees = Time Jitter of 1 usec in 2.4 usec at 1/3 rate

Fig.8(a)






Fig.8(b)



*Fig.8(c)* 

PCT/GB99/03776



op2 and op3 to differential comparator

Mean Fin = 417kHz and 1/3 rate phase jumps of 300 degrees = Time Jitter of 1 usec in 2.4 usec at 1/3 rate

Fig.9(a)




Fig.9(b)

SUBSTITUTE SHEET (RULE 26)

THE TAKE THE DWITTE

